next up previous
Next: ADC Design Up: Data Acquisition and Trigger Previous: Future directions

Hall D Hardware requirements

Two basic types of digitizing electronics will be used as an interface with the Hall D detector. In order to support a deadtimeless readout scheme a high-speed sampling (250 $\,$MHz ) flash ADC as well as a high resoulution (50 ps) multi-hit pipelined TDC are required. Although there are no commerically available products that are suitable the technology does exist to custom design boards.

In addition to the digitizing electronics, the Hall D trigger system requires distribution of a high speed clock for purposes of passing trigger information to the front ends as well as trigger syncronization for event building.



 

David Abbott
1/5/2000