Jefferson Lab > Engineering > EECAD
Privacy and Security Notice

EECAD Guidelines & Standards

JLAB Layer Standards

Trace Layers
Layer Name Layer Description Layer #
Top Comp-side Traces 1
Bottom Sold-side Traces 2
INT1 Internal Traces 12
INT2 Internal Traces 13
INT3 Internal Traces 14
INT4 Internal Traces 15
reserved   16
reserved   17
reserved   18
reserved   19

 

Planes
Layer Name Layer Description Layer #
POWER Power Plane 20
GROUND Ground Plane 21
PWR2 2nd Power Plane 22
GND2 2nd Ground Plane 23
PWR3 3rd Power Plane 24
GND3 3rd Ground Plane 25
reserved   26
reserved   27
reserved   28
reserved   29

 

Fabrication Layers
Layer Name Layer Description Layer #
Board PCB Outline 3
Top Mask Solder-Mask 4
Bot Mask Solder-Mask 5
Top Silk Top Silkscreen 6
Bot Silk Bottom Silkscreen 7
Top Paste SMD Paste 8
Bot Paste SMD Paste 9
Top Assy Sht 1 Assy dwg items 10
Bot Assy Device Outline 11
reserved   30
TARGET Photo-plot Targets 31
BORDER Sheet Outline 32
TITLE Title Block 33
TITLES1 Sht 1 Title block 34
reserved   35
PINREF Connector Mtg Ref. 36
DRILL Drill Guide 37
FAB Fab Info 38
FAB2 Misc Fab Info 39
NOTES Misc Notes 40
BOM Bill of Materials 41
TOP_VALUES Values for components on top 42
BOT_VALUES Values for components on bottom 43
reserved   44
JUNK Misc. Catch-all 45
reserved   46
reserved   47
reserved   48
reserved   49

 

Panel Info
Layer Name Layer Description Layer #
FPOL Front Panel Outline 50
HIDDEN Panel Hidden 51
PNLTXT Panel Text 52
PANEL   53
MILLCUT Milling info (in house) 54
reserved   55


Return to EECAD Guidelines Home