Jefferson Lab > Engineering > EECAD
Privacy and Security Notice

EECAD Guidelines & Standards

JLAB Standard Hole sizes for Accel EDA

Finished Hole Size Suggested usage *:
0.018 Vias
0.028 Vias
0.032 IC s, 1/8W & 1/4W resistors, some caps & diodes
0.038 IC s, 1/4W & 1/2W resistors, some caps & diodes
0.042 1W & 2W resistors, some diodes & caps
0.046 TO-220 pkg
0.055 some connectors
0.063 some connectors
0.067 some connectors
0.125 TO-220 pkg mtg


* These are guidelines only! Refer to the manufacturers spec sheets for recommended hole sizes or lead diameters.

Return to EECAD Guidelines Home