

DIGITAL FIELD CONTROL: Architecture and Implementation of Feedforward and Feedback Techniques

Yi-Ming Wang LANL, Los Alamos, NM87544, USA

April 26, 2001

2000-0xxxx/vlb

SNS Linac

Los Alamos

Outline



- System Requirement and Specifications for FRC module
- Field Control Algorithm PI Feedback & Adaptive Feed_forward
- Resonance Control Algorithm
- Field & Resonance Control Module Implementation
- Summary





Los Alamos

RF control system requirements drive design

- REQUIRED FUNCTIONS
- Cavity Field Control
- Cavity Resonance Control
- RF Reference generation and distribution
- HPRF protection
- ANTICIPATED NC SYSTEM CONFIGURATIONS
- Single 2.5 MW klystron driving single cavity (402.5 MHz)
- Single 5 MW klystron driving single cavity through a split (805 MHz)
- ANTICIPATED OPERATIONAL & CONDITIONING SCENARIOS
- Pulsed beam, Pulsed RF
- 60 Hz rep rate
- 68% chopping, 36 mA avg

Functional Block Diagram of the Digital Control System



Superconducting Cavity Model

The state space equation of the superconducting model is given by

$$\dot{x} = A(\Delta \omega_L) x + B u + B_I I$$

$$y = C x$$
(1)

where,

$$A(\Delta \omega_L) = \begin{bmatrix} -\frac{1}{\tau_L} & -(\Delta \omega_m + \Delta \omega_L) \\ (\Delta \omega_m + \Delta \omega_L) & -\frac{1}{\tau_L} \end{bmatrix}$$

SPALLATIO

Lorentz Force Detuning of a Superconducting Cavity





FREQUENCY RESPONSES OF THE OPEN LOOP SYSTEM COMPONENTS



GUI MODELING - PI Controller





GUI MODELING - PI Controller

- Outputs
 - PI Controller Gain Matrices K_P and K_I





Discrete time

$$x_e(n+1) = x_e(n) + T \cdot e(n)$$

 $u(n) = K_I x_e(n) + K_P e(n)$

T: sampling time

$$K_{I} = \begin{bmatrix} k_{I1} & 0 \\ 0 & k_{I2} \end{bmatrix} \qquad K_{P} = \begin{bmatrix} k_{P1} & 0 \\ 0 & k_{P2} \end{bmatrix}$$



FREQUENCY RESPONSE OF THE PI FEEDBACK CONTROL SYSTEM



GUI MODELING - Iterative Learning Controller (ILC)



SPALLATION NEUTRON

GUI MODELING - Iterative Learning Controller



- Iterative Learning Controller

$$U_F^{k+1} = Q\left(f \cdot U_F^k + \alpha \cdot LE^k\right)$$

0 < f < 1, $0 < \alpha < 1$

- Stability and Convergence

$$\left\| Q\left(f \cdot I - \alpha \cdot LP \left(I + CP \right)^{-1} \right) \right\|_{\infty} < 1$$

$$\lim_{k \to \infty} E^k = (I + CP)^{-1} R$$

Field Amplitude



SNS Linac

SPALLATION NEUTRON SOURCE

Zoom of Field Amplitude



Field Phase



SPALLATION NEUTRON SOURCE

CONTROL SYSTEM REQUIREMENTS

- Controller Bandwidth:
- Cavity Field Error:
- Latency of the signal path:
- Controllers:
- Operation Mode:
- Calibration:

```
>20 kHz
```

- < ±0.5 % (Amp)
- < ±0.5° (Phase)
- 1 μs
- PID, Feed-Forward and other modern controllers.

Pulsed

Real time auto calibration (beam off for a few pulses)

Functional Block Diagram of the Digital Control System



SYSTEM ARCHETECTURE OF FIELD AND RESONANT CONTROL MODULE FOR SNS LLRF



- A General Purpose MotherBoard Which provides VXI interface and Bus arbitration function for DSP and Front-Plug in board and could host two DSP plug-in boards and two Front-plug-in boards;
- Two DSPs: One DSP for Resonance Control and other for Field Control (adaptive feed forward and gain scheduling);
- One front-end-board for all RF I/O and Digital I/Q demodulation and fast digital control processing (Field control, resonant control and beam feed forward).
- Multi-rate digital processing in CPLD for optimized though-put in fast field control signal path.

Digital Control Board Functions and I/O

- Functions:
 - Field Control
 - Resonant Control
 - Beam Feed Forward
 - Klystron Control
- Input Signal:
 - Cavity field (IF 50MHz)
 - Forward field (RF)
 - Reflected field (RF)
 - ▹ LO and IF (50MHz)
 - ➢ Beam (RF)
- Output Signal:
 - RF to Klystron
 - > Analog differential signal to water resonant control

SPALLATION NEUTRON SOURCE Beam CPLD A/D DSP1 RF I/Q Detector & FIR ¹ 40MH CLK LO CPLD Refl Х A/D I/Q Detector & FIR RF T_{40MH CLK} LO CPLD Fwd A/D RF I/Q Detector & FIR DSP2 LO 40MH CLK CPLD Fld I/Q Detector & FIR A/D D/A D/A IF Field and Klystron PID Controllers 40MH CLK D/A VCO I/Q MOD IF UPC LO To Klystron D/A To Water Control

Digital Control Module Block Diagram

SNS Linac

Fast Signal Processing (CPLD) Architecture



I/Q DEMODULATOR



SNS Linac

ROTATION MATRIX



SPALLATION NEUTRON SOURCE

BLOCK DIAGRAM OF DIGITAL PID CONTROLLER



SPALLATION NEUTRON SOURCE

Mother Board Layout



Control Board Layout

SPALLATION NEUTRON SOURCE Beam 32k RAM FIFO D/A 1 A/D 1 6 16 6 PLD GP BEAM 402.5 MHz PLD A/D 1 Reflected 2k RAM FIFO DSP REFLECTED 402.5 MHz ~ Forward 32k RAM FIFO DP uo ar 1 t M 16 24 12 v 32 Х PLD 24 FORWARD DP R ~ ADD 3 mux 13 Cavity Field DSF RAM 2 PLD CAVITY 50 MHz BPF A/D A A D A D A D A D A D A A D 4 mux 12 GP From 32k RAM FIFO MUX 32k RAM FIFO PLD To MUX Cavity Erro To MUX n 6 16 6 D/A 2 A/D 2 Uncorrected Cavity Out To MUX To MUX Feed Fwd 32k RAM 111 Cavity Out To MUX Sync ¢, LO 352.5 MHz From GP PLD 1 D/A 16 TEST OUT A/D 8 mux 21 ₽_____

SNS Linac

Motherboard Block Diagram





- Inherent Filter Delay = 20 cycles (50 ns) = 1000 ns
- Processing Latency = 3.5 cycles (50 ns) = 175 ns
- Total time = 23.5 cycles (50 ns) = 1175 ns

Fast Signal Processing

- Standard PLD Family
 - Altera 20KE Series
 - 672 FineLine BGA Package
 - 20K30E through 20K1500E devices available
 - Cost Estimate
 - EP20K300E \$360.00 (\$322.00 230.00)
 - EP20K1000E \$1740.00 (\$1218.00 870.00)

Los Alamos



TMS320C6203 Specs

SNS SPALLATION NEUTRON SOURCE

- Fixed point DSP with a clock rate over 200MHz
- VelociTI Advanced VLIW 'C62x CPU Core
 - > 8 highly independent Functional Units: 6 ALU and 2 Multipliers
 - All instruction conditional
 - Byte addressable
- On-chip SRAM (7M-bit)
- 32-bit external memory interface (EMIF)
- DMA controller
- Flexible PLL clock generator
- 32-bit expansion bus
- Multichannel buffered serial ports



DSP Board Block Diagram

SNS Linac

DSP Board Interfaces



SNS Linac

SUMMARY



- Full digital implementation of the RF control system for both the normal conducting and superconducting system;
- Proposed an adaptive feed-forward algorithm to suppress the repetitive noise;
- Resonance control algorithm based on the full field measurement of both the forward and cavity fields;
- SIMULINK/MATLAB simulation is performed to verify the proposed algorithms and implementations;
- Hybrid CPLD/DSP implementation for both speed and computational power.