Update on DAQ for 12 GeV Hall C


Brad Sawatzky Eric Pooser Carlos Yero

Hall C Winter User Group Meeting Jan 22, 2018





SHMS/HMS Trigger/Electronics



SHMS & HMS DAQs Operational

• SHMS

- → ROC2: CH
 - » Hodoscopes
 - » Cerenkov Detectors
 - » Misc. Signals
- → ROC4: SHMS hut
 » Shower + Preshower
- → ROC6: SHMS hut» Drift chambers
- → ROC8: CH
 - » Hardware scalers








SHMS & HMS DAQs Operational

• HMS

- → ROC1: CH
 - » Hodoscopes
 - » Calorimeter
 - » Cerenkov Detectors
 - » Misc. Signals
- → ROC3: HMS hut » Drift chambers
- → ROC5: CH
 - » Hardware scalers








SHMS / HMS Triggers

- S{1,2} = S_x .and. S_y
- CER = Cerenkov
- STOF = S1 .and. S2
- <u>SCIN</u> = 3/4 { S1x, S1y, S2x, S2y }
- EL-Hi = SCIN .and. PSh_Hi
- EL-Lo = 2/3{SCIN, STOF,PSH_Lo} .and. CER
- EL-Real = EL-Hi .or. EL-Lo
- <u>EL-Clean</u> = EL-Hi .and. EL-Lo
- Pulser/Random trigger
 - → EDTM injection for deadtime monitoring, synth. coin. trig



- Each arm has its own Trigger Master (behaves like a TS)
 - \rightarrow Both coincidence and independent/parallel-arm operation available
- We use TM module for trigger prescaling
- NOTE: There is no Calorimeter Sum for SHMS trigger
 - → SHMS Pre-Sh sum does exist






Basic Performance Seems Good

- Trigger efficiencies
 - \rightarrow All hodoscope planes working well
 - \rightarrow Efficiency > 99% for electrons for all triggers
- PID studies
 - → Cerenkov and Pre-Shower/Shower cuts working well
 - → PID triggers seem clean
- DAQ Deadtimes
 - \rightarrow As expected for 'ROC-lock' readout mode
 - \rightarrow ~ 70% live at 2 kHz accept rate
 - » We can do better will try optimizing this week
- DAQ stability has been good





Livetimes vs. Model







New terms for the 12 GeV DAQ

• "EDTM"

→ Electronic DeadTime Monitoring/Measurement

- "Reference Time"
 - → Associated with modern TDCs (CAEN 1190/1290) and Timing from JLab FADCs





EDTM System

EDTM = Electronic DeadTime Simple DAQ Sketch Measurement/Monitor (no EDTM) \rightarrow 'Synthetic' trigger under our control → Used to test DAQ with known input Hodo Used to measure total online deadtime Disc. Scaler (Counts all Triggers) Hodo Disc. 3/4**MAGIC!** Trigger EL clean Master/ 🔶 L1A EL_real (Trigger logic) Supervisor (CODA trigger) Pre-Sh Disc. Sum Ceren. Disc. Sum Computer Deadtime = what fraction of triggers are lost because the modules or computer(s) are busy. Background Electronic Deadtime = what fraction of triggers Background are lost due to pile-up in trigger logic. Real (lost the real) Total Deadtime is combination of these. Electronic Deadtime 'pile-up' Example




Thomas Jefferson National Accelerator Facility

Hall C Winter UG Meeting • Jan 22-23, 2018



EDTM System






Thomas Jefferson National Accelerator Facility



Hall C Winter UG Meeting • Jan 22–23, 2018

"Reference Time" in Legacy System









"Reference Time" in modern Systems

 New TS/TM output has jitter relative to inputs due to internal clock (ie. 250 MHz)




- TDC common trigger is synced also synced to slower internal clock (ie. 40 MHz)
 - → High res TDC clock only used for TDC channel inputs
 - → One of those high-res channels must explicitly be used as a 'reference' time for all the other channels
 - » We use a duplicate copy of the pretrigger







Before and After ref-time subtraction







Status and To-do Lists

General Status

- \rightarrow DAQs work in single-arm and coincident mode
- → Triggers seem to be performing correctly
- \rightarrow Deadtime is 'OK' running in slow/conservative mode
 - » Plan to test 'simple' buffered mode operation shortly

• Short term To Do list

- \rightarrow Switch to buffered mode
- → Understand discrepancies between 'simple' and 'EDTM' measures of computer deadtime
 - » EDTM is necessary for understanding electronic deadtimes upstream of the pre-trigs in the trigger circuit
- → Polish scaler GUI operation
 - » 'xscaler' GUI disconnect from from the scaler server process and stops updating until restarted.
- → Polish online monitoring GUIs
 - » Add scaler stripcharts pages
 - » Add sync-check histos (for running in buffered mode)






Misc/Backup Slides






Hodoscopes








Cherekovs










HMS Shower






Thomas Jefferson National Accelerator Facility

Hall C Winter UG Meeting • Jan 22-23, 2018



SHMS Pre-shower









Hybrid/Legacy Trigger

- Will restore HMS trigger, SHMS has same logical design.
 - → FASTBUS electronics have been replaced with FADCs and the state of the state
 - → A "legacy" NIM trigger has been implemented.
 - → This is our 12 GeV starting point.
- FADCs provide ADC, TDC (~1 ns res.), and scaler data
- CAEN 1190 TDC: 100 ps res.
 - → All detectors except SHMS Calorimeter are in TDCs!
- If desired, Calo. FADCs could provide a simple sum, or more sophisticated cluster trigger with latency of ~200—400ns
 - somewhat slow for main trigger, but could be used as a fast clear





<u>"Modern" Trigger/DAQ</u>

- "Stage 2" evolution of system NOT planned for first set of experiments fully pipelined capable 'deadtimeless' operation at >10kHz possible Legacy/NIM logic will be left in place and can be used as either primary or auxiliary trigger. (Will need legacy trigger to debug/cross-check any FADC logic anyway) DAQ can be configured for: high-speed fully-pipelined mode trigger can be generated in NIM logic, or in firmware
 - "Hybrid mode"
 - ie. in conjunction with non -pipelined 3rd arm, etc.

New Inventory

- 4 new VXS crates
 - → primarily used to support FADCs (special J0 backplane bus)
- 640 ch JLab FADC [40 mod]
 → SHMS: 422 ch / HMS: 200 ch
- 2304 ch CAEN 1190 TDC [18 mod]
 → SHMS: 1290 ch / HMS: 810 ch
- 2 New Trigger Supervisor (TS) boards
- 5 New Trigger Interrupt (TI) boards
- 2 Trigger Distribution (TD) boards
 - → fans triggers/clocks out to crates
- 2+2 Signal Distribution (SD) board
 - → fans triggers/clocks out to FADCs
- 3 Crate Trigger Processor (CTP) boards
- 1 Sub-System Processor (SSP) board
- 'Special' multi-fiber optical cable run SHMS <-> HMS <-> CH








3.4 FADC Sampling – Charge Accuracy


Hall D FCAL PMT: FEU 84-3

- 10,000 Random height pulses 10-90% full scale of ADC range simulated
- Sampling frequency makes little difference beyond 250MHz at 12bit, providing ~0.1% charge resolution
- PMT pulse shape dominates sample frequency and bit depth of ADC

Page 23

Office of Nuclear Pr





Thomas Jefferson National Accelerator Facility





FADC Sampling – Timing Accuracy

Hall D FCAL PMT: FEU 84-3

- Timing algorithm developed & tested by Indiana University for the Hall D forward calorimeter.
- Implemented on the JLab FADC250 hardware achieving <300ps timing resolution on 50% pulse crossing time with varied signal heights.

- Resolution allow reliable information to link calorimeter with tagged electron bunch.





F250 Dynamic Noise Suppression

- Added 60 Hz background with increasing amplitude
 - → fan signal to QDC (v792) and FADC
 - → FADC signal gets 'pedestal subtracted' event-by-event by averaging samples before the pulse in digitization window.
- This was done offline, but would be easy to do in firmware.
- Work done by Charlie Dauchess (now undergrad at Va Tech)

