Filtering of Hall B Torus FastDAQ cRIO

Brian Eng, Mary Ann Antonioli, Peter Bonneau, Pablo Campero, Amanda Hoebel, George Jacobs, Mindy Leffel, Tyler Lemon, Marc McMullen, and Amrit Yegneswaran

Physics Division, Thomas Jefferson National Accelerator Facility, Newport News, VA 23606

June 1, 2018

This note presents the changes made to the Torus FastDAQ cRIO to reduce noise in the voltage tap data.

An issue seen in the Hall B Torus voltage tap data is large 60 Hz noise on the signals, despite proper EMC compliance [1]. This is most noticeable on the IDCCT (current transducer) current reading from the magnet power supply when the supply is turned off, Fig. 1.

Since this effect is seen on all signals to varying degrees, it was decided to add a notch filter on the FPGA with the following parameters: 60 Hz frequency, 20 Q factor, and 10k S/s sample rate, allowing overflow to all the signals. The filter parameters are shown in Fig. 2 and the LabVIEW block diagram is in Fig. 3.

Due to the application of the filter on all channels, the bit depth is reduced to 16 bits from 24 bits. Figure 4 shows the resulting tap for IDCCT with the filter applied.

To conclude, since the majority of the time the voltage tap data is in a steady state, it was decided to leave the filter in place as it results in much less noise in the signals.